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INSTRUCTION TO CANDIDATE: 
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Answer  FIVE questions.   
 
Answer to any question must start on a new page. 
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All questions must be answered in English. 
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1.  (a) 
 
Figure 1: Switched Capacitor Resistor 
 
 
(i) Explain the function of MOSFET S1 and S2.    
(2  marks) 
 
(ii) Derive the equivalent resistance of the circuit in Figure 1.  
        (6  marks) 
 
(iii) Explain the limitation of the circuit in Figure 1.    
(2 marks) 
 
 
(b) (i) What is the operation of MOSFET whereby the behaviour of VGS 
is similar as VBE of bandgap device?  
         (2 marks) 
 
(ii) Together with switched capacitor resistor, design a PTAT current 
generator. A final equation must be included together with the 
design.  
(8 marks) 
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2. (a) Given the simplified 3-bit DAC mathematical model is 
 
 )(]0[2]1[2]2[2 012 RIDDDVout   
 
The model is based on current steering-resistor string approach. Draw the 
schematic of the DAC. Explain the functions of all the components in the 
schematic.  
 (12 marks) 
 
(b) Extend the model up to 8-bit. Explain your model.   (8 marks) 
 
 
 
3.  
  
 
Figure 2 : Biasing circuitries for a typical current steering DAC 
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(a) Explain the function of the operational amplifier.   (2  marks) 
 
(b) What is the value of current I, if R is 3.7 kΩ and VREF = 1.2V?   
        (2 marks) 
 
(c) Assuming VDD = 3 V and M1 is in saturation, W/L = 10/2, Vtp = -1,  
 
Kp = 40 μA/V2 , calculate the required VGS.  
(6 marks) 
 
(d) Draw the basic 8-bit DAC which must include the biasing circuitries and 
the DAC resistor string.   
(10 marks) 
 
4. Question 4 refer to Figure 1. 
 
(a) Draw small signal model of the circuit.    (10 marks) 
(b) Derive the expression of ROUT.                  (10 marks) 
 
 
Figure 1 
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Figure 2 
 
 
5. Figure 2 shows configuration of two stages CMOS OTA. 
 
(a) Find total DC gain.          (5 marks) 
 
(b) The design is required to have 75 degree phase margin what is the ratio 
of     
5
1
gm
gm
 .  
(5 marks) 
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(c) Calculate the settling time that gives error percentage ε  (0.01%) of unity 
configuration.               
(Neglect intrinsic capacitance , VDD =1V , GBW= 500MHz , assume 
value of CL = 1pf) 
   (10 marks) 
 
 
 
 
 
Figure 3 
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6 .  Figure 3 shows the design of CMOS folded cascode configuration. 
 
(a) Design continuous CMFB circuit to get stable output voltage.  
(10 marks) 
 
(b) Explain how your CMFB circuit operations.    (10 marks) 
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